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SIMULTANEOUS OHMIC CONTACT TO
SILICON CARBIDE
CROSS REFERENCE TO RELATED
APPLICATION
This application is a non-provisional of, and claims pri-
ority to, U.S. Provisional Patent Application Ser. No.
61/883,419, which was filed Sep. 27, 2013. The subject
matter of this earlier-filed application is hereby incorporated
by reference in its entirety.
ORIGIN OF THE INVENTION
The invention described herein was made by employees
of the United States Government and may be manufactured
and used by or for the Government for Government pur-
poses without the payment of any royalties thereon or
therefore.
FIELD
The present invention generally pertains to a simultaneous
ohmic contact metallization, and in particular, to a process
for producing a simultaneous ohmic contact metallization to
n-type and p-type silicon carbide (SiC) semiconductor.
BACKGROUND
Conventional methods of fabricating ohmic contacts to
bi-polar semiconductor devices require an exclusive appli-
cation of one group of metallization on n-type contact areas
of a device, and also require another group of metallization
on p-type contact areas of the device. This characteristic is
governed largely by the work function (WE) of the metal,
relative to that of the semiconductor.
Theoretically, and in general, for n-type semiconductors,
ohmic contact is accomplished when the WE of the metal is
lower than the WE of the semiconductor. A Schottky barrier,
or rectifying contact, is formed when the WE of the metal is
greater than the WE of the n-type semiconductor. For p-type
semiconductor, ohmic contact is achieved when the metal
WE is greater than the WE of the semiconductor while a
Schottky contact is formed, conversely.
The solid state physics of thermionic emission charge
transport mechanism that supports the above conditions is
not applicable in cases where the semiconductor, n-type or
p-type, is degenerately doped, that is in cases when the
impurity concentration is so high that the Fermi energy level
is above the conduction band minimum or below the valence
band maximum, respectively. Under such condition, the
depletion width narrows, i.e., becomes electronically trans-
parent, to allow charge tunneling that require minimum
thermal energy. Under this condition, the exclusivity of the
metal to form ohmic contact is removed and a broader range
of metals can promote ohmic contact to either degenerately
doped n-type or p-type semiconductors.
A bi-polar semiconductor device, such as a p-n junction
device, is a building block for complex integrated circuits
(IC) used in broad range of electronic applications. The
bipolar semiconductor requires ohmic contacts to be formed
on the n-type and p-type contact surfaces. Because mid to
low impurity concentrations are needed to form a high
performing bipolar device, it would require the exclusive
use of a group of metals having lower WE, for the n-type
surface, and the exclusive use of another group of metals
with higher WE, for the p-type surface.
2
Conventionally, this requires multiple fabrication process
steps with several masks to finally obtain the desired ohmic
contacts. These steps include high temperature processing,
photolithography, chemical etching, and others. The above
5 batch of steps is repeated in order to finally obtain the ohmic
contacts. The current processes are time consuming and
complex. They are also characterized by high production
costs, and the final device yield on the wafer is potentially
reduced due to the large number of process steps.
10 In some cases, one of the layers is deliberately degener-
ately dope such that the metal ohmic contact exclusivity is
removed, making it possible for broader range of metals to
be ohmic on both n-type and p-type layers. One process of
forming a degenerately doped layer in the contact area is by
15 high energy ion implantation. This entails surface prepara-
tion prior to ion implantation, usually performed at tempera-
tures over 1000 degrees Celsius. This process not only
increases cost, but also induces damage to the lattice struc-
ture of the semiconductor. The induced damage can only be
20 partially reversed after annealing. Post anneal ion implan-
tation also required that the implant be activated at a
temperature higher than 1200 degrees Celsius. It is also
known that not all implants are fully activated even at 1200
degrees Celsius.
25 Thus, an alternative approach to solving this problem may
be beneficial.
SUMMARY
30 Certain embodiments of the present invention may be
implemented and provide solutions to the problems and
needs in the art that have not yet been fully solved by
conventional processes. For example, some embodiments of
the present invention pertain to a method of formation of
35 ohmic contact metallization simultaneously on n-type and
p-type semiconductor SiC. More particularly, the ohmic
contact can be formed on SiC layers having n-type and
p-type doping through a single process step during the
fabrication of the semiconductor device. Accordingly, the
40 multiple process steps for fabricating contacts on to n-type
and p-type surfaces can be greatly reduced, reducing time
and cost, and increasing yield.
The embodiments further describe a metallization scheme
that can serve as a non-discriminatory, universal ohmic
45 contact to both n-type and p-type SiC. This can be accom-
plished without compromising the reliability of the specific
contact resistivity when operated at temperatures in excess
of 600° C.
In one embodiment, an apparatus includes a ratio mixture
50 of platinum (Pt) and titanium (Ti) thin film metallization
configured to simultaneously form ohmic contact to n-type
and p-type SiC semiconductor.
In another embodiment, an apparatus includes a mixture
of platinum, titanium, and silicon compounds deposited on
55 a silicon carbide substrate. The silicon carbide substrate
includes an n-type surface and a p-type surface.
In yet another embodiment, a method includes co-depos-
iting platinum and titanium on an epitaxial layer of a
substrate, and etching patterns in a metal mask deposited on
60 the co-deposited platinum and titanium
BRIEF DESCRIPTION OF THE DRAWINGS
In order that the advantages of certain embodiments of the
65 invention will be readily understood, a more particular
description of the invention briefly described above will be
rendered by reference to specific embodiments that are
US 10,192,970 B1
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illustrated in the appended drawings. While it should be
understood that these drawings depict only typical embodi-
ments of the invention and are not therefore to be considered
to be limiting of its scope, the invention will be described
and explained with additional specificity and detail through
the use of the accompanying drawings, in which:
FIG. lA illustrates a SiC substrate comprising co-depo-
sition of platinum (Pt) and titanium (Ti) on an n-type or
p-type epitaxial layer, according to an embodiment of the
present invention.
FIG. 1B illustrates a SiC substrate comprising a final
pattern of a co-deposited Pt Ti metal contact, according to
an embodiment of the present invention.
FIG. 1C illustrates a result of rapid thermal anneal or
furnace annealing on a SiC substrate, according to an
embodiment of the present invention.
FIG. 2 is a graph illustrating resistances versus distance
between contacts on a p-type epilayer mesa, according to an
embodiment of the present invention.
FIG. 3 is a graph illustrating a resistance versus distance
between contacts on an n-type epilayer mesa, according to
an embodiment of the present invention.
FIG. 4 is table illustrating a summary of the results
obtained from various ratios of annealed PtTi contact met-
allization, according to an embodiment of the present inven-
tion.
FIG. 5 is a table illustrating a result of rapid thermal
annealing, according to an embodiment of the present inven-
tion.
FIG. 6A is graph illustrating a presence of compounds of
platinum (Pt) and titanium (Ti) at the SiC interface, accord-
ing to an embodiment of the present invention.
FIG. 6B is a graph illustrating current-voltage character-
istics on a p-type SiC epilayer, according to an embodiment
of the present invention.
FIG. 7 is table illustrating results of furnace annealing,
according to an embodiment of the present invention.
FIG. 8 is a graph illustrating the presence of compounds
of platinum (Pt) and titanium (Ti) at the interface of a
4H SiC furnace annealed sample, according to an embodi-
ment of the present invention.
FIG. 9 is a table illustrating results of another set of
experiment using Pt2Si TisSi3, according to an embodi-
ment of the present invention.
DETAILED DESCRIPTION OF THE
EMBODIMENTS
Embodiments of the present invention pertain to a metal
mixture or compound that is simultaneously ohmic on an
n-type and p-type silicon carbide (SiC) semiconductor. This
type of semiconductor fabrication process may eliminate
multiple processes associated with the conventional pro-
cesses described above.
FIG. lA illustrates a SiC substrate 100 comprising co-
deposition 110 of platinum (Pt) and titanium (Ti) on an
n-type or p-type epitaxial layer 105, according to an embodi-
ment of the present invention. In this embodiment, co-
deposition 110 of platinum (Pt) and titanium (Ti) is accom-
plished through sputtering on epitaxial layer 105 of n-type or
p-type SiC semiconductor 100. A metal mask 115 may be
deposited for etching patterns.
FIG. 1B illustrates a SiC substrate 100 comprising a final
pattern of co-deposited Pt Ti metal contact 110, according
to an embodiment of the present invention. In this embodi-
ment, the final pattern is achieved after etching and stripping
of metal mask 115.
4
FIG. 1C illustrates a result of rapid thermal or furnace
annealing on a SiC substrate, according to an embodiment of
the present invention. In this embodiment, the result of rapid
thermal or furnace annealing of the co-sputtered Pt:Ti con-
5 tact metallization 110 is shown.
It should be appreciated that in some embodiments, a
mixture of platinum (Pt), titanium (Ti), and silicon (Si)
compounds may be deposited on a SiC substrate 100, which
includes n-type and p-type surfaces 105. Deposition of the
io mixed compound (or compound metallization) can be
accomplished through sputtering, e-beam, co-sputtering, etc.
The deposited compound may then be patterned and etched
using dry or wet etching chemistry, followed by annealing at
a high temperature (e.g., 1200 degrees Celsius) to create
15 ohmic contact on both surfaces of different conductivities.
Annealing can be accomplished by the use of a furnace or
rapid thermal processes in some embodiments.
Co-Sputtered Platinum and Titanium Metallization
FIG. 2 is a graph 200 illustrating resistances versus
20 distance between contacts, according to an embodiment of
the present invention. In particular, graph 200 shows a
resistance versus distance between the contacts for the
annealed PtTi layer on p-type transmission line mesa etched
in SiC epitaxial layer (Na 2.5x1020 Cra 3). In graph 200, the
25 extracted average specific contact resistivity is 6.8x1 0-s
62-cm2.
FIG. 3 is a graph 300 illustrating a resistance versus
distance between contacts, according to an embodiment of
the present invention. In particular, graph 300 shows a
3o resistance versus distance between contacts for annealed
PtTi layer on n-type transmission line mesa etched in SiC
epitaxial layer (N,, 7x10"$ Cra 3). In this embodiment, the
extracted average specific contact resistivity is 1.3x10-4
62-cm2.
35 FIG. 4 is table 400 illustrating a summary of the results
obtained from various ratios of annealed PtTi contact met-
allization, according to an embodiment of the present inven-
tion. In particular, table 400 illustrates the formation of
simultaneous ohmic contacts to p-type and n-type SiC with
40 the Pt(80):Ti(20) ratio.
The above description relates to the embodiment of the
invention pertaining to the mixture of Pt and Ti in a ratio that
is predetermined to produce simultaneous ohmic contact to
p-type and n-type SiC, as illustrated in FIGS. 2 and 3. In
45 some embodiments, sample 3 in table 400 may show that
p-type epilayer DH0852-19 may be ohmic as it is degener-
ately doped. However, in other embodiments, the contacts
on samples 11 and 15 of table 400 are not ohmic, thus
indicating that the layer is not degenerately doped.
50 Alloyed Pt2Si Ti5Si3 Metallization
In a further embodiment, alloyed PtSi TiSi2 may be
deposited onto an n-type and p-type SiC to obtain simulta-
neous ohmic contacts. This may allow for a stable sensor
operation at temperatures above 600 degrees Celsius. In one
55 embodiment, Pt2Si Ti5Si3 is deposited on n-type and
p-type SiC samples using the deposition process similar to
that described in, for example, FIGS. 1A-1C. A first set of
samples is annealed by rapid thermal processing (RTP) at
900, 1000, 1100, 1200 degrees Celsius for 5 seconds in near
60 vacuum. Another set of samples was furnace annealed at
fixed Argon flow rate with temperatures at 900, 1000, 1100,
and 1200 degrees Celsius. The results are then compared.
Rapid Thermal Anneal
FIG. 5 is a table 500 illustrating a result of rapid thermal
65 annealing, according to an embodiment of the present inven-
tion. In this embodiment, for the n-type sample (Nd 5x10"a
CM-3), electrically, the as-deposited metallization was
US 10,192,970 B1
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ohmic. Table 500 shows that the samples annealed at 900,
1000, 1150, and 1200° C. were ohmic. For the p-type
samples (Na>2x1019 crri 3), the contacts annealed at 1100,
1150, and 1200 C were ohmic.
FIG. 6A is graph 600A illustrating a presence of com-
pounds of platinum (Pt) and titanium (Ti) at the SiC inter-
face, according to an embodiment of the present invention.
In this embodiment, a representative Auger Electron Spec-
troscopy (AES) in FIG. 6A shows the presence of platinum
(Pt) and titanium (Ti) and the appropriate silicide and
carbide compounds at the SiC interface. The Focused Ion
Beam Scanning Electron Microscopy (FIB-SEM) of the
cross section may show hexagonal, triangular, and elongated
geometrical features of TiC crystallites, which are bounded
by PtSi. FIG. 6B is a graph 600B illustrating current-voltage
characteristics on a p-type SiC epilayer, according to an
embodiment of the present invention. In particular, graph
600B shows current-voltage characteristics of the sample
after rapid thermal annealing, confirming a linear relation-
ship.
Furnace Anneal
FIG. 7 is table 700 illustrating results of furnace anneal-
ing, according to an embodiment of the present invention. In
this embodiment, the furnace anneal time is 30 minutes and
the Argon flow condition of 5 slpm. For an n-type sample
(Nd 5x10` crri 3), electrically, the as-deposited metalliza-
tion appears to be ohmic. Samples annealed at 900, 1000,
1150, and 1200° C. are ohmic. For the p-type samples
(Na>2x1019 crri 3), ohmic contact is obtained when
annealed at 1150 C. The sample annealed at 1200 C does not
appear to be of good quality to determine its electrical
characteristics.
FIG. 8 is a graph 800 illustrating the presence of com-
pounds of platinum (Pt) and titanium (Ti) at the surface of
a 4H SiC furnace annealed sample, according to an
embodiment of the present invention. In particular, FIG. 8
shows the presence of platinum (Pt) and titanium (Ti) and
their appropriate silicide and carbide compounds at the SiC
interface. The FIB-SEM of the cross section shows that at
the SiC interface, PtxSiy appears to be the dominant layer
while TiC and Ti5Si3 cannot be excluded.
FIG. 9 is a table 900 illustrating results of another set of
experiment using Pt2Si Ti5Si3, according to an embodi-
ment of the present invention. In particular, table 900 shows
n-type and p-type samples furnace annealed at different
temperatures for 30 minutes each with Argon flow condition
of 5 slpm. For the n-type samples (Nd 5.3x10"$ CM-3,
1.4x1019 CM-3 , and >2x1019 crri 3), ohmic contact was
obtained after 900, 1000, and 1200 C anneals. The p-type
samples (Na 5x10"$ CM-3 , and 1.7x1019 CM-3) were weakly
ohmic after 1100 and 1200 C anneals. However, the sample
doped at >2x1019 CM-3 was ohmic at these two tempera-
tures.
In summary, embodiments of the present invention show
that by a careful selection of the appropriate ratio of plati-
num (Pt) and titanium (Ti), or the alloy of platinum (Pt),
titanium (Ti), and silicon (Si), metal carbides and silicides
with dual work functions favoring simultaneous ohmic
contact formation on both n-type and p-type surfaces have
been demonstrated.
Electrical ohmic contacts may be simultaneously formed
on SiC semiconductors having donor and acceptor impuri-
ties (n-type and p-type doping, respectively). This proves
that such contacts can be formed on SiC layers in a single
process step during the fabrication of the semiconductor
device. This also means that the multiple process steps for
fabricating contacts onto n-type and p-type surfaces, which
6
is characteristic of the conventional method, will be greatly
reduced. This will also reduce time and cost, and increase
yield. It should be noted that the more process steps
required, complexity increases chances for lower yields.
5 In another embodiment, the process serves as a non-
discriminatory, universal ohmic contact to both n-type and
p-type SiC, without compromising the reliability of the
specific contact resistivity when operated at temperatures in
excess of 600° C.
10 It will be readily understood that the components of
various embodiments of the present invention, as generally
described and illustrated in the figures herein, may be
arranged and designed in a wide variety of different con-
15 figurations. Thus, the detailed description of the embodi-
ments of the present invention, as represented in the attached
figures, is not intended to limit the scope of the invention as
claimed, but is merely representative of selected embodi-
ments of the invention.
20 The features, structures, or characteristics of the invention
described throughout this specification may be combined in
any suitable manner in one or more embodiments. For
example, reference throughout this specification to "certain
embodiments," "some embodiments," or similar language
25 means that a particular feature, structure, or characteristic
described in connection with the embodiment is included in
at least one embodiment of the present invention. Thus,
appearances of the phrases "in certain embodiments," "in
some embodiment," "in other embodiments," or similar
30 language throughout this specification do not necessarily all
refer to the same group of embodiments and the described
features, structures, or characteristics may be combined in
any suitable manner in one or more embodiments.
35 It should be noted that reference throughout this specifi-
cation to features, advantages, or similar language does not
imply that all of the features and advantages that may be
realized with the present invention should be or are in any
single embodiment of the invention. Rather, language refer-
40 ring to the features and advantages is understood to mean
that a specific feature, advantage, or characteristic described
in connection with an embodiment is included in at least one
embodiment of the present invention. Thus, discussion of
the features and advantages, and similar language, through-
45 out this specification may, but do not necessarily, refer to the
same embodiment.
Furthermore, the described features, advantages, and
characteristics of the invention may be combined in any
suitable manner in one or more embodiments. One skilled in
50 the relevant art will recognize that the invention can be
practiced without one or more of the specific features or
advantages of a particular embodiment. In other instances,
additional features and advantages may be recognized in
certain embodiments that may not be present in all embodi-
55 ments of the invention.
One having ordinary skill in the art will readily under-
stand that embodiments of the invention as discussed above
may be practiced with steps in a different order, and/or with
hardware elements in configurations which are different than
60 those which are disclosed. Therefore, although the invention
has been described based upon these preferred embodi-
ments, it would be apparent to those of skill in the art that
certain modifications, variations, and alternative construc-
tions would be apparent, while remaining within the spirit
65 and scope of the invention. In order to determine the metes
and bounds of the invention, therefore, reference should be
made to the appended claims.
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The invention claimed is:
1. An apparatus, comprising:
a silicon carbide semiconductor comprising an n-type
surface and a p-type surface; and
a mixture of platinum and titanium configured to simul-
taneously form an ohmic contact to both the n-type
surface and the p-type surface, wherein the mixture
does not include aluminum and has at least 30 atomic
% platinum.
2. The apparatus of claim 1, wherein the mixture of
platinum and titanium is deposited on an epitaxial layer
including both the n-type surface and the p-type surface.
3. The apparatus of claim 2, wherein the mixture of
platinum and titanium is deposited through sputtering on the
epitaxial layer.
4. The apparatus of claim 1, further comprising:
a metal mask deposited on the mixture of platinum and
titanium, and configured to be etched with patterns on
the mixture of platinum and titanium.
5. The apparatus of claim 4, wherein the metal mask is
configured to be etched and stripped to obtain a final pattern
of the mixture of platinum and titanium.
6. The apparatus of claim 1, wherein the mixture of
platinum and titanium is configured to be annealed to form
an annealed mixture of platinum and titanium contact met-
allization on both the n-type and p-type surfaces.
7. An apparatus, comprising:
a mixture of platinum, titanium, and silicon compounds
deposited on a silicon carbide substrate, wherein:
the mixture does not include aluminum;
the mixture has a greater atomic percentage of platinum
than titanium;
the silicon carbide substrate comprises an n-type surface
and a p-type surface; and
the mixture of platinum, titanium, and silicon compounds
is configured to simultaneously form an ohmic contact
to both the n-type surface and the p-type surface.
8. The apparatus of claim 7, wherein the mixture of
platinum, titanium, and silicon compounds is deposited on
the silicon carbide substrate through sputtering, e-beam, or
co-sputtering.
9. The apparatus of claim 7, wherein the mixture of
platinum, titanium, and silicon compounds is patterned and
etched using dry or wet chemistry.
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10. The apparatus of claim 7, wherein the mixture of
platinum, titanium, and silicon compounds are annealed at a
high temperature to create ohmic contact on the n-type
surface and the p-type surface.
5 11. The apparatus of claim of 10, wherein the n-type
surface and the p-type surface comprise different conduc-
tivities.
12. The apparatus of claim 10, wherein the mixture of
platinum, titanium, and silicon compounds is annealed
10 through a furnace annealing or rapid thermal annealing.
13. A method, comprising:
depositing a mixture of platinum and titanium on an
epitaxial layer of a substrate, wherein the epitaxial layer
15 has a substantially planar deposition surface having a
n-type portion and a p-type portion, wherein the mix-
ture of platinum and titanium is simultaneously depos-
ited on both the n-type portion and the p-type portion;
forming an ohmic contact to both the n-type portion
20 and the p-type portion via the deposited mixture of
platinum and titanium; and
etching patterns in a metal mask deposited on the
deposited mixture of platinum and titanium.
14. The method of claim 13, wherein the substrate com-
25 prises silicon carbide.
15. The method of claim 13, wherein the co-depositing of
the platinum and titanium comprises sputtering the platinum
and titanium on the epitaxial layer of the substrate.
30 16. The method of claim 13, further comprising:
annealing at a high temperature the co-deposited platinum
and titanium to create an ohmic contact on the n-type
portion and the p-type portion.
17. The method of claim 16, wherein the annealing of the
35 co-deposited platinum and titanium comprises furnace
annealing of the co-deposited platinum and titanium.
18. The method of claim 16, wherein the annealing of the
co-deposited platinum and titanium comprises rapid thermal
annealing of the co-deposited platinum and titanium.
40 19. The method of claim 13, further comprising:
stripping the metal mask to produce a final pattern on the
epitaxial layer of the substrate.
